

# Trapping processes in vertical GaN Trench MOSFETs: from experimental analysis to simulations

M. FREGOLENT<sup>1</sup>, N. ZAGNI<sup>2</sup>, C. DE SANTI<sup>1</sup>, M. BUFFOLO<sup>1,3</sup>, C. HUBER<sup>3</sup>, P. PAVAN<sup>2</sup>, G. VERZELLES<sup>2</sup>, G. MENEGHESSO<sup>1</sup>, E. ZANONI<sup>1</sup>, and M. MENEGHINI<sup>1,3</sup>

<sup>1</sup> Department of Information Engineering, University of Padova, Padova, Italy

<sup>2</sup> Department of Engineering "Enzo Ferrari", University of Modena and Reggio Emilia, Italy

<sup>3</sup> Department of Physics and Astronomy, University of Padova, Padova, Italy

<sup>4</sup> Department for Advanced Technologies and Microsystems, Robert Bosch GmbH, Germany

In the past years, Gallium Nitride (GaN) has emerged as an excellent semiconductor material for the realization of power devices, especially thanks to the high critical electric field, high electron mobility. Currently, most of the GaN devices in the market consist of AlGaN/GaN HEMTs, lateral transistors in which the channel consist of a 2-dimension electron gas obtained thanks to the piezoelectric polarization charges. Vertical GaN (v-GaN) devices are currently under development for the realization of high voltage power devices that overcome the intrinsic limitations of the lateral structures [1]. In particular, GaN-on-Si is expected to provide a cost-effective alternative to Si-based power MOSFETs.

In this presentation, we will discuss on the charge trapping mechanisms leading to threshold voltage instability in ON-state condition in vertical GaN-on-Si trench MOSFETs obtained with a fully-compatible CMOS process that employ SiO<sub>2</sub> as gate dielectric. First, we will describe the custom experimental technique developed for the analysis of V<sub>TH</sub> instability. Then, we will develop a trapping model based on basic tunnelling equations [2]. Finally, the model was validated by TCAD simulations capable of reproducing the experimental data [3].

The results shown here identify as a root cause for the V<sub>TH</sub> instability the presence of border traps in the oxide layer, that can be easily accessed by the electrons with elastic tunnelling processes.

**Acknowledgments:** This project has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 101007229. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Germany, France, Belgium, Austria, Sweden, Spain, Italy

## References

- [1] M. Meneghini *et al.*, "GaN-based power devices: Physics, reliability, and perspectives," *J Appl Phys*, vol. 130, no. 18, p. 181101, Nov. 2021, doi: 10.1063/5.0061354.
- [2] M. Fregolent *et al.*, "Threshold voltage instability in SiO<sub>2</sub>-gate semi-vertical GaN trench MOSFETs grown on silicon substrate," *Microelectronics Reliability*, vol. 150, p. 115130, Nov. 2023, doi: 10.1016/j.microrel.2023.115130.
- [3] N. Zagni *et al.*, "Physical insights into trapping effects on vertical GaN-on-Si trench MOSFETs from TCAD," *Journal of Semiconductors*, vol. 45, no. 3, p. 032501, Mar. 2024, doi: 10.1088/1674-4926/45/3/032501.